

# Digitaali- ja analogiaelektroniikan rajapinta

## Datamuuntimet




## Digitaalinen oskilloskooppi




# Määritelmiä


## AD-muunnos




## digitaalisignaali



näytteistys-  
piiri




# DA-muunnos




## Datamuuntimien tärkeimmät parametrit

<b>Parametri</b>	<b>Merkitys</b>	<b>Lukuarvo</b>
Erotuskyky, <i>resolution</i>	määrää pienimmän sisäänmenosignaalin (tai ulostulosignaalin) muutoksen, jonka muunnin pystyy havaitsemaan (ADC) (tai toteuttamaan (DAC))	4 - 24 bittiä
Näytteenottotaajuus, <i>sampling rate</i>	Muuntimen sekunnissa suorittamien muunnosten määrä	3 Hz - 1 GHz
Muunnosaika, <i>conversion time</i>	Yhteen muunnokseen kuluva aika	1 ns - 1 s
Näytteenottoaika, <i>acquisition time</i>	Näytteenottopiirin näytteen ottamiseen vaatima aika	0,5 ns - 1 s


# Datamuunnokset virhetyyppejä



kvantisointivirhe




vahvistusvirhe



epälineaarisuus

# Aliasing





# DA-muuntimien rakenteita


n-bittinen digitaalinen luku sisään

summaaja

analoginen ulostulo




## R-2R ladder, tikapuurakenne






# AD-muuntimien rakenteita


## laskurityyppi




Tracking, seuraava




*SA (successive approximation)*




# Single-slope



## Dual-slope (ratiometric)




*Flash (parallel)*





# PLL- vaihelukkopiirit

Periaate



# Vaiheilmaisin


yksinkertainen ratkaisu




‘tasignaali’,  
jonka jännitearvo  
vastaa taajuutta



# Taajuuden kertojapiiri




# Ajastimet




# Ajastinkytkentöjä


oskillaattori



monostabiili




Digitaalilogiikkaperheisiin (esim. HC tai LS)  
 kuuluva monostabiili



INPUTS			OUTPUTS	
CLEAR	A	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L $\uparrow$	H $\uparrow$
X	X	L	L $\uparrow$	H $\uparrow$
H	L	$\uparrow$		
H	$\downarrow$	H		
$\uparrow$	L	H		

\*these lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.


# SC-suodattimet



*SC = switched capacitor*

# SC-tekniikalla toteutetut

integraattori



vahvistin

